non port: cad/Makefile |
Number of commits found: 275 (showing only 75 on this page) |
Tuesday, 26 May 2009
|
11:01 garga
The Verilog-Perl library is a building point for Verilog support in the Perl
language. It includes:
* Verilog::Getopt which parses command line options similar to C++ and VCS.
* Verilog::Language which knows the language keywords and parses numbers.
* Verilog::Netlist which builds netlists out of Verilog files. This allows
easy scripts to determine things such as the hierarchy of modules.
* Verilog::Parser invokes callbacks for language tokens.
* Verilog::Preproc preprocesses the language, and allows reading
post-processed files right from Perl without temporary files.
* vpassert inserts PLIish warnings and assertions for any simulator.
* vppreproc preprocesses the complete Verilog 2001 and SystemVerilog language.
* vrename renames and cross-references Verilog symbols. Vrename creates Verilog
cross references and makes it easy to rename signal and module names across
multiple files. Vrename uses a simple and efficient three step process.
First, you run vrename to create a list of signals in the design. You then
edit this list, changing as many symbols as you wish. Vrename is then run a
second time to apply the changes.
WWW: http://www.veripool.org/wiki/verilog-perl
PR: ports/134124
Submitted by: Otacílio de Araújo Ramos Neto <otacilio.neto at
ee.ufcg.edu.br>
|
Monday, 12 Jan 2009
|
09:44 stas
- Add port for verilog-mode.el, Emacs Verilog editing mode.
WWW: http://www.veripool.org/wiki/verilog-mode
|
Wednesday, 31 Dec 2008
|
12:52 thierry
Adding Gmsh with support of OpenCascade.
|
Sunday, 17 Aug 2008
|
20:22 db
BasicDSP is an educational tool that makes it easy to experiment with simple
Digital Signal Processing algorithms for audio signals. The input can either
be taken from the sound card, or be a locally generated sine wave, white noise
or impulse signal. The output is fed to the sound card, as well as to a virtual
oscilloscope and spectrum analyzer.
|
Saturday, 3 May 2008
|
10:05 bms
Add GTKWave 3.1.9 port.
The 3.x train of GTKWave has significantly more new featured and bugfixes,
but would require introducing PORTEPOCH to replace cad/gtkwave.
[Timeout on feedback from cad/gtkwave maintainer.]
|
Saturday, 26 May 2007
|
19:26 thierry
FreeCAD is an OpenSource CAD/CAE, based on OpenCasCade, QT and Python.
It features some key concepts like macro recording, workbenches, ability to run
as a server and dynamically loadable application extensions and it is designed
to be platform independent.
Warning: FreeCAD is still in ALPHA state and not in shape for end user usage!
<http://juergen-riegel.net/FreeCAD/Docu/>
Suggested by: Pedro F. Giffuni <giffunip (at) yahoo.com>
|
Sunday, 29 Apr 2007
|
07:20 hrs
GDT (graphics data text) format translator written in C/C++ that
converts a binary gdsii file to a text format that is compact and
easy to parse.
|
07:17 hrs
p5-GDS2, a Perl module for quickly creating programs to read and/or
write GDS2 files.
|
Saturday, 28 Apr 2007
|
18:55 hrs
KLayout is a Qt-based GDS2 viewer.
|
17:01 hrs
FindHier is a road-map generator for Magic/CIF/gdsII/PCSTR/GED/TeX.
---When you have a large number of or big layout/schematic/TeX files which
have possibly many top cells made by other people, how can you manage
those layout/schematic/TeXs? FH is written for that. It can be useful
up to your imagination or shell programming skill. FH analyses the
hidden hierarchies of those cells and shows you the hierarchy information.
|
16:56 hrs
GDSreader is a simple Calma (GDSii) parser/printer tool.
|
Monday, 23 Apr 2007
|
07:33 miwi
2007-04-12 cad/geda-projectmanager: project dead
2007-04-19 audio/xmpeg3: does not work
|
Sunday, 1 Apr 2007
|
09:05 thierry
A Qt based application for tutorial to Open CASCADE Technology.
|
09:04 thierry
Open CASCADE Technology is a software development platform freely available in
open source. It includes components for 3D surface and solid modeling,
visualization, data exchange and rapid application development.
Open CASCADE Technology can be best applied in development of numerical
simulation software including CAD/CAM/CAE, AEC and GIS, as well as PDM
applications.
BUGS: the module WOK does not work, but the other modules (the most
interesting parts) are OK.
|
Friday, 22 Dec 2006
|
09:09 miwi
The SystemC Verification (SCV) library is an extension library to SystemC
which adds advanced verification capabilities to SystemC, including
constrained randomization, complex constraint solvers, data-structure
creation, Transaction Level Modeling (TLM), concurrency, and dynamic
resource allocation management.
WWW: http://www.systemc.org/
PR: ports/106822
Submitted by: Peter Johnson
|
Sunday, 5 Nov 2006
|
20:51 alepulver
The goals of the FreeHDL project are to develop a VHDL simulator that has
a graphical waveform viewer and a source level debugger. It also aims at
VHDL-93 compliancy. The project is at a very early development stage.
WWW: http://www.freehdl.seul.org/
PR: ports/104634
Submitted by: lon_kamikaze at gmx.de
|
Saturday, 30 Sep 2006
|
09:41 stas
Electric is a sophisticated electrical CAD system that can handle
many forms of circuit design, including:
- Custom IC layout (ASICs)
- Schematic drawing
- Hardware description language specifications
Author: Static Free Software & Sun Microsystems, Inc.
WWW: http://www.staticfreesoft.com/
PR: ports/100355
Submitted by: me (stas)
Approved by: sem (mentor)
|
Tuesday, 1 Aug 2006
|
20:22 itetcu
This port provides a GUI for two freely available SPICE electronic circuit
simulation engines: GNU-Cap and Ng-Spice.
Current features:
Import gschem schematic files using gentlist.
Load and parse circuit description (net list) files.
Provides a GUI interface for GNU-Cap OP, DC, AC and Transient
analyses and generates appropriate simulator commands
based on user input.
Provides a GUI interface for Ng-Spice DC, AC and Transient
analyses and generates appropriate simulator commands
based on user input.
The raw output may be viewed for any processes initiated by gspiceui.
Formatting of simulator output so that it may be plotted using gwave.
WWW: http://www.geda.seul.org/tools/gspiceui/index.html
PR: ports/99357
Submitted by: Stanislav Sedov <ssedov at mbsd.msk.ru>
|
Saturday, 29 Jul 2006
|
21:10 itetcu
ADMS is a code generator that converts electrical compact device models
specified in high-level description language into ready-to-compile c code for
the API of spice simulators.
WWW: http://mot-adms.sourceforge.net/
PR: ports/101014
Submitted by: Stanislav Sedov <ssedov at mbsd.msk.ru>
|
Sunday, 16 Jul 2006
|
03:53 rafan
- gschem -> geda-gschem
- gnetlist -> geda-netlist
PR: ports/100222, ports/100230
Submitted by: maintainer
|
Tuesday, 11 Jul 2006
|
19:34 itetcu
Jspice3 is a circuit simulator developed to meet the needs of researchers
working with superconducting Josephson junction circuits, yet the program
has the flexibility and power to meet the needs of other technologies.
Jspice3 is an adaptation of the Berkeley Spice3f4 program, with added
features. One added feature is a built-in graphical input front end for
schematic capture. While displayed, simulations can be run and data
plotted through this graphical interface.
While not as powerful or as pretty as the Xic graphical interface, it
holds its own in functionality.
A significantly enhanced output plotting capability is provided, and
Jspice3 has enhanced script interpretation capability.
WWW: http://www.wrcad.com/jspice3.html
PR: ports/93958
Submitted by: Pedro F. Giffuni
Pedro can't maintain this port anymore and Stanislav Sedov agree to maintiant
it.
|
Tuesday, 4 Jul 2006
|
15:31 garga
Various examples for gEDA suite. This includes:
1) gTAG - USB to JTAG interface
2) lightning_detector - a lightning detector
3) RF_Amp - schematics and associated materials for a SPICE model
4) TwoStageAmp - a two stage amplifier SPICE playpen
WWW: http://www.geda.seul.org
PR: ports/99564
Submitted by: Stanislav Sedov <ssedov@mbsd.msk.ru>
|
15:26 garga
Various documentation for gEDA suite, including architecture-related
docs as well as examples of usage and tutorials.
WWW: http://www.geda.seul.org
PR: ports/99565
Submitted by: Stanislav Sedov <ssedov@mbsd.msk.ru>
|
Monday, 26 Jun 2006
|
22:11 pav
The gEDA project manager suite.
WWW: http://www.geda.seul.org
PR: ports/99481
Submitted by: Stanislav Sedov <ssedov@mbsd.msk.ru>
|
22:09 pav
Gattrib is gEDA's attribute editor.
WWW: http://www.geda.seul.org
PR: ports/99480
Submitted by: Stanislav Sedov <ssedov@mbsd.msk.ru>
|
18:34 pav
TclSpice is an improved version of Berkeley Spice designed to be used with
the Tcl/Tk scripting language. The project is open-source (BSD license)
and based upon the NG-Spice source code base with many improvements
Features and Improvements
- Fully Tcl scriptable - installs with 'package require spice' statement
- Hspice syntax (SpicePP).
- GUI interfaces, various (Tk).
- SpiceWish (BLT graph widget)
- BLT (tcl compatible) vectors for storage, manipulation and arithmetic
upon Spice waveforms.
- Xspice additions (Georgia Tech).
- Trigger upon waveform events.
- Spice 'simulator state' save and restore for rapid 'what-if' simulations
(no longer need to re-simulate from the beginning each time a
device value is changed).
Author: Stefan Jones <stefan.jones@multigig.com>
WWW: http://tclspice.sourceforge.net/
PR: ports/99399
Submitted by: Stanislav Sedov <ssedov@mbsd.msk.ru>
|
Monday, 3 Apr 2006
|
19:57 thierry
Add feappv 2.0, finite Element Analysis Program "personal version".
This is a FEA program used in a classic FEM book. A complete (commercial)
version is available here:
<http://www.ce.berkeley.edu/~rlt/feap/>
The "personal version" is very limited, but it keeps the same format as
the complete (commercial) version and cad/netgen can produce files for it.
PR: ports/95210
Submitted by: Pedro F. Giffuni <giffunip (at) asme.org>
|
Friday, 3 Feb 2006
|
22:19 thierry
SCOTCH is a software package and libraries for graph, mesh and hypergraph
partitioning, static mapping, and sparse matrix block ordering.
Its purpose of Scotch is to apply graph theory, with a divide and conquer
approach, to scientific computing problems such as graph and mesh partitioning,
static mapping, and sparse matrix ordering, in application domains ranging from
structural mechanics to operating systems or bio-chemistry.
Note: there is an older tarball included in Aster's distfile, but I prefer
a separate distfile from the official site.
|
Thursday, 29 Dec 2005
|
03:48 edwin
[NEW PORT] cad/gplcver: A Verilog HDL simulator
GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
It also implements some of the 2001 P1364 standard features
including all three PLI interfaces (tf_, acc_ and vpi_) as
defined in the 2001 Language Reference Manual (LRM).
Verilog is the name for both a language for describing
electronic hardware called a hardware description language
(HDL) and the name of the program that simulates HDL circuit
descriptions to verify that described circuits will function
correctly when the are constructed. Verilog is used only
for describing digital logic circuits. Other HDLs such as
Spice are used for describing analog circuits. There is an
IEEE standard named P1364 that standardizes the Verilog HDL
and the behavior of Verilog simulators. Verilog is officially
defined in the IEEE P1364 Language Reference Manual (LRM)
that can be purchased from IEEE. There are many good books
for learning that teach the Verilog HDL and/or that teach
digital circuit design using Verilog.
WWW: http://www.pragmatic-c.com/gpl-cver/
PR: ports/80968
Submitted by: Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>
|
Sunday, 18 Dec 2005
|
11:23 lawrance
Add systemc 2.1.v1, a modeling platform for system-level C++ models.
PR: ports/89987
Submitted by: Daniel Thiele
|
Thursday, 8 Dec 2005
|
23:30 thierry
Add Kicad, a software for the creation of electronic schematic
diagrams and printed circuit board artwork.
Kicad is a set of four softwares and a project manager:
* Eeschema: Schematic entry.
* Pcbnew: Board editor.
* Gerbview: GERBER viewer (photoplotter documents).
* Cvpcb: footprint selector for components used in the circuit design.
* Kicad: project manager.
|
Saturday, 5 Nov 2005
|
09:07 kris
Remove expired ports
|
Thursday, 8 Sep 2005
|
15:34 garga
Move recently added port cad/fig2sxd to a new and more accurate category
graphics, with extra category converters.
Pointed by: danfe
Approved by: maintainer
|
12:00 garga
Add fig2sxd 0.13, convert .xfig files to the OpenOffice draw format.
PR: ports/85794
Submitted by: Emanuel Haupt <ehaupt@critical.ch>
|
Saturday, 11 Jun 2005
|
19:53 des
Graphical circuit design and simulation tool.
|
Wednesday, 16 Mar 2005
|
12:49 barner
Add linux-gid 7.4.9b,
a graphical pre- and post-processor for
numerical simulation programs.
PR: ports/78383
Submitted by: Pedro Giffuni
Approved by: arved (mentor)
|
Friday, 4 Mar 2005
|
07:36 ijliao
add impact 0.5.3
Dynamic Finite Element Program Suite
|
Sunday, 20 Feb 2005
|
22:00 thierry
Add brlcad 7.0.4, CSG modelling system from the US Balistic
Research Laboratory.
PR: 76122
Submitted by: Pedro F. Giffuni
|
Saturday, 22 Jan 2005
|
16:27 thierry
Add z88 11.0, a compact Finite Element Analysis System.
PR: 75698
Submitted by: Pedro F. Giffuni.
|
Monday, 15 Nov 2004
|
22:51 thierry
Add triangle 1.5, a Two-Dimensional Quality Mesh Generator and
Delaunay Triangulator.
Change category from cad to math.
Requested by: Pedro F. Giffuni
Approved by: marcus
|
10:37 thierry
Add triangle 1.5, a Two-Dimensional Quality Mesh Generator and
Delaunay Triangulator.
|
Thursday, 26 Aug 2004
|
09:38 ijliao
add dxf2fig 2.07
DXF to FIG converter
|
Monday, 5 Jul 2004
|
21:02 pav
Add dinotrace, a mature signal waveform viewer used to debug digital design
simulations.
PR: ports/68688
Submitted by: Joachim Strombergson <watchman@ludd.ltu.se>
|
Thursday, 13 May 2004
|
18:51 hrs
Add cad/alliance, which is a complete set of free CAD tools and
portable libraries for VLSI design. It includes a VHDL compiler
and simulator, logic synthesis tools, automatic place and route
tools, and portable CMOS libraries.
Approved by: linimon (mentor)
|
Wednesday, 5 May 2004
|
19:57 thierry
Add netgen 4.3.1, an automatic 3D tetrahedral mesh generator.
|
Friday, 2 Apr 2004
|
07:29 kris
Remove category pkg/COMMENT files in favour of a COMMENT variable in the
category makefile.
Submitted by: Matthew Seaman <m.seaman@infracaninophile.co.uk>
PR: 59651
|
Sunday, 28 Mar 2004
|
12:07 mr
add qcad-partslib the parts-library for qcad.
|
Saturday, 20 Mar 2004
|
19:06 mat
Reorder those files
|
Friday, 20 Feb 2004
|
01:58 ijliao
add fandango 0.2.5
A python scripted 3D CAD application
|
Tuesday, 9 Dec 2003
|
19:25 glewis
. Remove metis-edf after a repo copy to the math category.
PR: 58178
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
Wednesday, 12 Nov 2003
|
02:01 ijliao
add pythoncad release 10
An open-source CAD package built designed around Python
|
Saturday, 8 Nov 2003
|
09:23 glewis
. Remove kaskade port after repo copy to math category.
PR: 58178
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
09:07 glewis
. Remove felt port now its been repo copied to the science category.
PR: 58178
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
Friday, 10 Oct 2003
|
05:16 edwin
NEW port CAD/admesh
A tool to analyze STL (stereolitholigraphy) files.
PR: ports/52997
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
Friday, 8 Aug 2003
|
03:33 kris
As announced on May 6, remove the broken sis port.
|
03:32 kris
As announced on May 6, remove the broken pisces port.
|
Wednesday, 23 Jul 2003
|
14:21 oliver
Add gmsh 1.45.1, an automatic 3D finite element mesh generator.
PR: 52201
Submitted by: Pedro Giffuni <giffunip@yahoo.com>
|
11:25 oliver
Add astk-client , graphical interface for Code_Aster (client side).
PR: 54765
Submitted by: thierry@pompo.net
|
11:20 oliver
Add astk-serveur 1.0.14,
graphical interface for Code_Aster (server
side).
PR: 54764
Submitted by: thierry@pompo.net
|
08:37 oliver
Add metis-edf 3, meshes partionning tool used by Code_Aster.
PR: 53909
Submitted by: thierry@pompo.net
|
Sunday, 13 Jul 2003
|
05:29 maho
Add new port cad/tochnog
tochnog is a free finite element program with many features which is
distributed under GPL. TOCHNOG accepts free format input.
Boundary conditions can be imposed at geometrical entities,
as well as nodes and elements.
PR: 52088
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
Tuesday, 20 May 2003
|
23:03 edwin
NEW port CAD/varkon
A free CAD system and high level development tool for
Engineering. It's a very interesting port for some branches
of engineering.
PR: ports/52202
Submitted by: Pedro F. Giffuni <giffunip@yahoo.com>
|
Monday, 5 May 2003
|
13:06 maho
A Three-Dimensional Structural Finite Element Program
Submitted by : Pedro F. Giffuni <giffunip@yahoo.com>
Almost writeen by: maho
|
Sunday, 9 Feb 2003
|
17:11 ijliao
add ziarc 20020729
ZiaRC is a Resistor Calculator
|
Wednesday, 29 Jan 2003
|
03:45 ijliao
add chipvault 200211
A project organizer for VHDL and Verilog RTL hardware designs
|
Sunday, 19 Jan 2003
|
00:35 edwin
new port: cad/gwave
Gwave is a waveform viewer. Its purpose is for viewing
analog data, such as the output from Spice-like simulations.
PR: ports/39364
Submitted by: Duncan Barclay <dmlb@dmlb.org>
|
Wednesday, 13 Nov 2002
|
20:21 lioux
New port atlc version 4.0.1: A tool to calculate the impedance of
transmission lines
Submitted by: blackend
|
19:12 lioux
New port cascade version 1.4: A simple tool to analyze noise and
distortion of a RF system
Submitted by: blackend
|
Thursday, 10 Oct 2002
|
18:38 ijliao
add geda-utils
gEDA utilities
PR: 43563
Submitted by: bruno <bruno@mail.tinkerbox.org>
|
18:35 ijliao
add geda-symcheck
gEDA symbol checking utility
PR: 43563
Submitted by: bruno <bruno@mail.tinkerbox.org>
|
Friday, 6 Sep 2002
|
09:40 ijliao
add transcalc 0.13
A analysis and synthesis tool for RF and microwave transmission lines
|
Monday, 15 Jul 2002
|
20:00 ijliao
add gerbv 0.0.9
A Free Gerber Viewer
|
Thursday, 27 Jun 2002
|
12:01 tg
Remove acs. Its successor, gnucap, is already in the tree.
|
Sunday, 12 May 2002
|
15:14 ijliao
add gtkwave 2.0.0p1
Electronic Waveform Viewer
|
Thursday, 11 Apr 2002
|
18:27 ijliao
add qfsm 0.30
A graphical tool for designing finite state machines
|
Number of commits found: 275 (showing only 75 on this page) |